欢迎访问上海招聘网!本站为上海找工作求职者提供上海人才招聘、上海人才市场、上海人才网等岗位信息!


职位月薪: 面议
About PDG 部门介绍 Arm China PDG group design and support physical IP on Chinese foundry partners and offers IC designers a wide range of choices from its broad portfolio of Arm China owned physical IP. Arm China PDG group physical IP include high-performance, high-density, low-power and ultra-low power Logic IP, Embedded Memory Compiler and Interface IP for each foundry and process technology. These productions ease implementation challenges for advanced nodes to accelerate core hardening, speed SoC implementation and reduce project rise for IC design. 安谋科技 PDG(物理IP设计团队)致力于在中国本土晶圆厂合作伙伴的工艺上设计、开发并支持物理 IP,并凭借安谋科技自有的广泛物理 IP 产品组合,为客户提供丰富多样的选择。安谋科技 PDG 团队的物理 IP 产品涵盖了高性能、高密度、低功耗及超低功耗逻辑 IP、嵌入式存储器编译器(Embedded Memory Compiler)等。这些产品能够缓解先进工艺节点的设计实现挑战,从而加速内核硬化(Core Hardening)进程、提升 SoC 整体实现效率,并降低 IC 设计项目的整体风险。 Job Responsibility: 岗位职责: 1. Responsible for the development of physical IP layouts in advance CMOS and FinFET process; 负责先进 CMOS 及 FinFET 工艺下物理 IP 的版图开发工作; 2. Perform physical verification(DRC/LVS/Antenna) for standard cell, memory and IO, from bottom cells to top hierarchy. 执行标准单元库、存储器及 IO 的物理验证(DRC/LVS/天线效应检查),涵盖从底层单元到顶层层次结构的全流程; 3. Undertake the assignments independently or in a team. 能够独立或在团队中承担分配的任务; 4. Work closely with circuit design engineers to ensure highest quality physical IP layout. 与电路设计工程师紧密协作,确保交付最高质量的物理 IP 版图。 Job Requirements: 任职要求: 1. Bachelor degree in related fields such electrical engineering, computer science, physics and etc. 电子工程、计算机科学、物理等相关专业,本科及以上学历; 2. Should have good understanding of basic CMOS, FinFET and SOI process and circuits. 具备扎实的基础 CMOS、FinFET 及 SOI 工艺与电路知识; 3. Experience or familiarly in various physical verification checks, like DRC, LVS, ERC, Antenna, Density, ESD, LUP, IREM, etc.. 具备各类物理验证检查(如 DRC、LVS、ERC、天线效应、密度检查、ESD、LUP、IREM 等)的经验或熟悉度; 4. Familiar with layout design and verification tools(virtuoso, Laker, Calibre). 熟悉版图设计与验证工具(如 Virtuoso、Laker、Calibre); 5. Familiar with process design principle and place and route effect. 熟悉工艺设计原理及布局布线(Place and Route)的物理效应; 6. Familiar with script language, such as Perl, Python, TCL. 熟悉脚本语言,如 Perl、Python、TCL 等; 7. Good communication skills, learning competency, self-motivated and team spirit. 具备良好的沟通能力、学习主动性、自我驱动力及团队合作精神。 Job Location: Chengdu/Shanghai 工作地点: 成都/上海
微信扫一扫,及时了解投递状态
您目前还没有登录:立即登录About PDG 部门介绍 Arm China PDG group design and support physical IP on Chinese foundry partners and offers IC designers a wide range of choices from its broad portfolio of Arm China owned physical IP. Arm China PDG group physical IP include high-performance, high-density, low-power and ultra-low power Logic IP, Embedded Memory Compiler and Interface IP for each foundry and process technology. These productions ease implementation challenges for advanced nodes to accelerate core hardening, speed SoC implementation and reduce project rise for IC design. 安谋科技 PDG(物理IP设计团队)致力于在中国本土晶圆厂合作伙伴的工艺上设计、开发并支持物理 IP,并凭借安谋科技自有的广泛物理 IP 产品组合,为客户提供丰富多样的选择。安谋科技 PDG 团队的物理 IP 产品涵盖了高性能、高密度、低功耗及超低功耗逻辑 IP、嵌入式存储器编译器(Embedded Memory Compiler)等。这些产品能够缓解先进工艺节点的设计实现挑战,从而加速内核硬化(Core Hardening)进程、提升 SoC 整体实现效率,并降低 IC 设计项目的整体风险。 Job Responsibility: 岗位职责: 1. Responsible for the development of physical IP layouts in advance CMOS and FinFET process; 负责先进 CMOS 及 FinFET 工艺下物理 IP 的版图开发工作; 2. Perform physical verification(DRC/LVS/Antenna) for standard cell, memory and IO, from bottom cells to top hierarchy. 执行标准单元库、存储器及 IO 的物理验证(DRC/LVS/天线效应检查),涵盖从底层单元到顶层层次结构的全流程; 3. Undertake the assignments independently or in a team. 能够独立或在团队中承担分配的任务; 4. Work closely with circuit design engineers to ensure highest quality physical IP layout. 与电路设计工程师紧密协作,确保交付最高质量的物理 IP 版图。 Job Requirements: 任职要求: 1. Bachelor degree in related fields such electrical engineering, computer science, physics and etc. 电子工程、计算机科学、物理等相关专业,本科及以上学历; 2. Should have good understanding of basic CMOS, FinFET and SOI process and circuits. 具备扎实的基础 CMOS、FinFET 及 SOI 工艺与电路知识; 3. Experience or familiarly in various physical verification checks, like DRC, LVS, ERC, Antenna, Density, ESD, LUP, IREM, etc.. 具备各类物理验证检查(如 DRC、LVS、ERC、天线效应、密度检查、ESD、LUP、IREM 等)的经验或熟悉度; 4. Familiar with layout design and verification tools(virtuoso, Laker, Calibre). 熟悉版图设计与验证工具(如 Virtuoso、Laker、Calibre); 5. Familiar with process design principle and place and route effect. 熟悉工艺设计原理及布局布线(Place and Route)的物理效应; 6. Familiar with script language, such as Perl, Python, TCL. 熟悉脚本语言,如 Perl、Python、TCL 等; 7. Good communication skills, learning competency, self-motivated and team spirit. 具备良好的沟通能力、学习主动性、自我驱动力及团队合作精神。 Job Location: Chengdu/Shanghai 工作地点: 成都/上海
企业尚未更新
上海市
扫描二维码及时订阅职位
最新职位信息第一时间知晓
上海兼职招聘
360行任你挑选
分秒必争直达HR
谁看我简历早知道
请使用微信【扫一扫】
关注「上海易职邦招聘」公众号完成登录
客服电话:400-765-0056
竭诚为您服务
服务时间08:00-24:00
微信小程序
面试通知
收藏
简历
足迹
微信求职
关注公众号
掌握最新求职动态
小程序
进入小程序
随时随地找工作